The X Factor
Camera Link HS: The Path to 50Gbps and Beyond
Inexpensive IP core speeds development and implementation of Camera Link HS for camera and frame grabber manufacturers. CLHS is poised to provide significantly expanded capability (50Gbps and beyond) in upcoming releases.
Bild: Alysium Tech

Camera Link High Speed (Camera Link HS or CLHS) is a robust interface standard for industrial cameras and systems. CLHS was introduced in 2012 and built on the low-latency, zero-jitter, real-time strengths of Camera Link. The CLHS standard further provided scalable bandwidths with reliable data delivery, support for both copper and fiber cabling, and, importantly, Intellectual Property (IP) cores for ease of component development. Currently at version 1.1, CLHS implements its protocol with two physical layer encodings: M Protocol and X Protocol. The VHSIC Hardware Description Language (VHDL) IP cores available from A3 have been implemented in Altera, Xilinx, and Microsemi FPGAs. Used in components such as cameras and frame grabbers, the cores are available from A3 at a price point of $1,000 to help promote the standard and speed proliferation of the technology. The inexpensive IP core infrastructure helps camera and frame grabber manufacturers speed CLHS development and implementation. Because CLHS IP core code is open-source, licensed users can customize the core for their own use. They can improve it by adding features that, upon technical review and approval, can become a permanent part of the IP core.

The CLHS M Protocol IP core features 8b/10b line encoding for use in lower-cost and lower-power FPGAs. It supports hardware with copper (C2) cabling, with CX4 connections up to 15m and 2.1Gbps in the CLHS cable. Active plug-on fiber cable can be added externally to achieve up to 100m. Typical bit rates for the M Protocol are up to 5Gbps per lane. The CLHS X Protocol IP core is designed for 10Gbps and higher bit rates using 64b/66b line encoding. Other interface protocols, such as CoaXPress (CXP), are moving to this encoding structure. Note that because of the line encoding technique, CLHS 10Gbps is equivalent to CXP 12.5Gbps. The X Protocol also has forward error correction and single-bit error immunity. This protocol is designed to natively support fiber connections F2 (SFP+) and soon to be introduced F3 – quad small-form-factor pluggable (QSFP+) and multifiber push-on (MPO) – connectors at rates up to 16Gbps per lane. Copper CX4 (C3) connections still are supported, but the highest data rates and cable lengths (as much as 20km or more, in some cases) are realized using fiber cabling. Importantly, the 64b/66b encoded X Protocol has been in production since 2012 and has a long history of field-tested stability.

Seiten: 1 2 3Auf einer Seite lesen

www.automate.org
Association for Advancing Automation (A3)
http://www.automate.org

Das könnte Sie auch Interessieren

Bild: Kontron Europe GmbH
Bild: Kontron Europe GmbH
Democratizing AI

Democratizing AI

Der Einstieg in die AI fällt vielen Unternehmen noch schwer, nicht zuletzt wegen der komplexen Hardware-Auswahl. In einer AI-Workstation verbinden Robotron und Kontron nun zwei Lösungsansätze zur unkomplizierten Anwendung von Computer Vision. Die Workstation ermöglicht auch Einsteigern das Trainieren, Ausführen und Inferenz der Algorithmen für eine Vielzahl von Modellen und Frameworks.

Bild: IDS Imaging Development Systems GmbH
Bild: IDS Imaging Development Systems GmbH
Verpixelte Gesichter

Verpixelte Gesichter

Dort wo personenbezogene oder andere sensible Daten bei Computer Vision oder kamerabasierter Bildverarbeitung im Fokus stehen, spielt das Thema Datenschutz eine große Rolle. Abhilfe soll eine dezentrale Datenverarbeitung durch Edge Computing schaffen. Ohne die Privatsphäre einzelner zu verletzen, sollen prozessrelevante Informationen direkt im Gerät extrahiert oder sensible Bildbereiche unkenntlich gemacht werden, bevor Aufnahmen das Gerät verlassen und weiter verarbeitet werden.

Bild: Vision Components GmbH
Bild: Vision Components GmbH
OEM Stereo-Kamera

OEM Stereo-Kamera

Wie Entwickler ihre Produkte schneller an den Markt bringen, Kosten einsparen und Designrisiken minimieren können, hat Vision Components kürzlich mit dem VC Power SoM
gezeigt, einem FPGA-basierten Hardwarebeschleuniger für Embedded Vision.
Jetzt entwickelt das Unternehmen sein FPGA-Modul weiter und präsentiert die VC Stereo Cam für 3D- und Zweikamera-Anwendungen.

Anzeige

Anzeige

Anzeige

Anzeige

Anzeige